Design and Implementation of a Single Cycle CPU and a Pipelined CPU

Designed the processors’ hardware architectures and developed the individual processors’ sub modules via the use of Verilog HDL to support a MIPS instructions set. Both processors were implemented using a FPGA.

EE_471_Final_Report

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s